



SCCS064 - August 1994 - Revised March 2000

Data sheet acquired from Cypress Semiconductor Corporation.
Data sheet modified to remove devices not offered.

CY74FCT16827T

CY74FCT162827T

20-Bit Buffers/Line Drivers

Features

- FCT-E speed at 3.2 ns
- Power-off disable outputs permits live insertion
- Edge-rate control circuitry for significantly improved noise characteristics
- Typical output skew < 250 ps
- ESD > 2000V
- TSSOP (19.6-mil pitch) and SSOP (25-mil pitch) packages
- Industrial temperature range of -40°C to $+85^{\circ}\text{C}$
- $V_{CC} = 5\text{V} \pm 10\%$

CY74FCT16827T Features:

- 64 mA sink current, 32 mA source current
- Typical V_{OLP} (ground bounce) <1.0V at $V_{CC} = 5\text{V}$, $T_A = 25^{\circ}\text{C}$

CY74FCT162827T Features:

- Balanced 24 mA output drivers
- Reduced system switching noise
- Typical V_{OLP} (ground bounce) <0.6V at $V_{CC} = 5\text{V}$, $T_A = 25^{\circ}\text{C}$



Functional Description

The CY74FCT16827T 20-bit buffer/line driver and the CY74FCT162827T 20-bit buffer/line driver provide high-performance bus interface buffering for wide data/address paths or buses carrying parity. These parts can be used as a single 20-bit buffer or two 10-bit buffers. Each 10-bit buffer has a pair of NANDed \overline{OE} for increased flexibility. The outputs are designed with a power-off disable feature to allow for live insertion of boards.

The CY74FCT16827T is ideally suited for driving high-capacitance loads and low-impedance backplanes.

The CY74FCT162827T has 24-mA balanced output drivers with current-limiting resistors in the outputs. This reduces the need for external terminating resistors and provides for minimal undershoot and reduced ground bounce. The CY74FCT162827T is ideal for driving transmission lines.

Logic Block Diagrams



Pin Configuration

**SSOP/TSSOP
Top View**

1	1	56	1	\overline{OE}_2
1Y ₁	2	55	1A ₁	
1Y ₂	3	54	1A ₂	
GND	4	53	GND	
1Y ₃	5	52	1A ₃	
1Y ₄	6	51	1A ₄	
V_{CC}	7	50	V_{CC}	
1Y ₅	8	49	1A ₅	
1Y ₆	9	48	1A ₆	
1Y ₇	10	47	1A ₇	
GND	11	46	GND	
1Y ₈	12	45	1A ₈	
1Y ₉	13	44	1A ₉	
1Y ₁₀	14	43	1A ₁₀	
2Y ₁	15	42	2A ₁	
2Y ₂	16	41	2A ₂	
2Y ₃	17	40	2A ₃	
GND	18	39	GND	
2Y ₄	19	38	2A ₄	
2Y ₅	20	37	2A ₅	
2Y ₆	21	36	2A ₆	
V_{CC}	22	35	V_{CC}	
2Y ₇	23	34	2A ₇	
2Y ₈	24	33	2A ₈	
GND	25	32	GND	
2Y ₉	26	31	2A ₉	
2Y ₁₀	27	30	2A ₁₀	
2	28	29	2	\overline{OE}_2

FCT16827-3

Pin Description

Name	Description
OE	Output Enable Inputs (Active LOW)
A	Data Inputs
Y	Three-State Outputs

Function Table^[1]

Inputs		Outputs	
OE ₁	OE ₂	A	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

Maximum Ratings^[2, 3]

(Above which the useful life may be impaired. For user guidelines, not tested.)	
Storage Temperature	-55°C to +125°C
Ambient Temperature with Power Applied.....	-55°C to +125°C
DC Input Voltage	-0.5V to +7.0V
DC Output Voltage	-0.5V to +7.0V
DC Output Current (Maximum Sink Current/Pin)	-60 to +120 mA
Power Dissipation	1.0W
Static Discharge Voltage.....(per MIL-STD-883, Method 3015)	>2001V

Operating Range

Range	Ambient Temperature	V _{CC}
Industrial	-40°C to +85°C	5V ± 10%

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	Min.	Typ. ^[4]	Max.	Unit
V _{IH}	Input HIGH Voltage		2.0			V
V _{IL}	Input LOW Voltage				0.8	V
V _H	Input Hysteresis ^[5]			100		mV
V _{IK}	Input Clamp Diode Voltage	V _{CC} =Min., I _{IN} =-18 mA		-0.7	-1.2	V
I _{IH}	Input HIGH Current	V _{CC} =Max., V _I =V _{CC}			±1	µA
I _{IL}	Input LOW Current	V _{CC} =Max., V _I =GND			±1	µA
I _{OZH}	High Impedance Output Current (Three-State Output pins)	V _{CC} =Max., V _{OUT} =2.7V			±1	µA
I _{OZL}	High Impedance Output Current (Three-State Output pins)	V _{CC} =Max., V _{OUT} =0.5V			±1	µA
I _{OS}	Short Circuit Current ^[6]	V _{CC} =Max., V _{OUT} =GND	-80	-140	-200	mA
I _O	Output Drive Current ^[6]	V _{CC} =Max., V _{OUT} =2.5V	-50		-180	mA
I _{OFF}	Power-Off Disable	V _{CC} =0V, V _{OUT} ≤4.5V ^[7]			±1	µA

Output Drive Characteristics for CY74FCT16827T

Parameter	Description	Test Conditions	Min.	Typ. ^[4]	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} =Min., I _{OH} =-3 mA	2.5	3.5		V
		V _{CC} =Min., I _{OH} =-15 mA	2.4	3.5		
		V _{CC} =Min., I _{OH} =-32 mA	2.0	3.0		
V _{OL}	Output LOW Voltage	V _{CC} =Min., I _{OL} =64 mA		0.2	0.55	V

1. H = HIGH Voltage Level. L = LOW Voltage Level. X = Don't Care. Z = HIGH Impedance.
2. Operation beyond the limits set forth may impair the useful life of the device. Unless noted, these limits are over the operating free-air temperature range.
3. Unused inputs must always be connected to an appropriate logic voltage level, preferably either V_{CC} or ground.
4. Typical values are at V_{CC}=5.0V, T_A=+25°C ambient.
5. This parameter is specified but not tested.
6. Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parametric tests. In any sequence of parameter tests, I_{OS} tests should be performed last.
7. Tested at +25°C.

Output Drive Characteristics for CY74FCT162827T

Parameter	Description	Test Conditions	Min.	Typ. ^[4]	Max.	Unit
I _{ODL}	Output LOW Current ^[6]	V _{CC} =5V, V _{IN} =V _{IH} or V _{IL} , V _{OUT} =1.5V	60	115	150	mA
I _{ODH}	Output HIGH Current ^[6]	V _{CC} =5V, V _{IN} =V _{IH} or V _{IL} , V _{OUT} =1.5V	-60	-115	-150	mA
V _{OH}	Output HIGH Voltage	V _{CC} =Min., I _{OH} =-24 mA	2.4	3.3		V
V _{OL}	Output LOW Voltage	V _{CC} =Min., I _{OL} =24 mA		0.3	0.55	V

Capacitance^[5] (T_A = +25°C, f = 1.0 MHz)

Parameter	Description	Test Conditions	Typ. ^[4]	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	4.5	6.0	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	5.5	8.0	pF

Power Supply Characteristics

Parameter	Description	Test Conditions	Min.	Typ. ^[4]	Max.	Unit	
I _{CC}	Quiescent Power Supply Current	V _{CC} =Max.	V _{IN} ≤0.2V, V _{IN} ≥V _{CC} -0.2V	—	5	500	μA
ΔI _{CC}	Quiescent Power Supply Current (TTL inputs HIGH)	V _{CC} =Max.	V _{IN} =3.4V ^[8]	—	0.5	1.5	mA
I _{CCD}	Dynamic Power Supply Current ^[9]	V _{CC} =Max., One Input Toggling, 50% Duty Cycle, Outputs Open, OE ₁ =OE ₂ =GND,	V _{IN} =V _{CC} or V _{IN} =GND	—	60	100	μA/MHz
I _C	Total Power Supply Current ^[10]	V _{CC} =Max., f ₁ =10 MHz, 50% Duty Cycle, Outputs Open, One Bit Toggling, OE ₁ =OE ₂ =GND	V _{IN} =V _{CC} or V _{IN} =GND	—	0.6	1.5	mA
			V _{IN} =3.4V or V _{IN} =GND	—	0.9	2.3	
		V _{CC} =Max., f ₁ =2.5 MHz, 50% Duty Cycle, Outputs Open, Twenty Bits Toggling, OE ₁ =OE ₂ =GND	V _{IN} =V _{CC} or V _{IN} =GND	—	3.0	5.5 ^[11]	
			V _{IN} =3.4V or V _{IN} =GND	—	8.0	20.5 ^[11]	

Notes:

8. Per TTL driven input (V_{IN}=3.4V); all other inputs at V_{CC} or GND.
 9. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
 10. $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD}(f_0/2 + f_1 N_1)$
 I_{CC} = Quiescent Current with CMOS input levels
 ΔI_{CC} = Power Supply Current for a TTL HIGH input (V_{IN}=3.4V)
 D_H = Duty Cycle for TTL inputs HIGH
 N_T = Number of TTL inputs at D_H
 I_{CCD} = Dynamic Current caused by an input transition pair (HLH or LHL)
 f_0 = Clock frequency for registered devices, otherwise zero
 f_1 = Input signal frequency
 N_1 = Number of inputs changing at f₁
- All currents are in millamps and all frequencies are in megahertz.

11. Values for these conditions are examples of the I_{CC} formula. These limits are specified but not tested.

Switching Characteristics Over the Operating Range^[12]

Parameter	Description	Condition ^[13]	CY74FCT16827AT CY74FCT162827AT		CY74FCT162827BT		Unit	Fig. No. ^[13]
			Min.	Max.	Min.	Max.		
t_{PLH} t_{PHL}	Propagation Delay A to Y	$C_L=50\text{ pF}$ $R_L=500\Omega$	1.5	8.0	1.5	5.0	ns	1, 3
		$C_L=300\text{ pF}$ $R_L=500\Omega$	1.5	15.0	1.5	13.0		
t_{PZH} t_{PZL}	Output Enable Time \overline{OE} to Y	$C_L=50\text{ pF}$ $R_L=500\Omega$	1.5	12.0	1.5	8.0	ns	1, 7, 8
		$C_L=300\text{ pF}$ $R_L=500\Omega$	1.5	23.0	1.5	15.0		
t_{PHZ} t_{PLZ}	Output Disable Time OE to Y	$C_L=5\text{ pF}$ $R_L=500\Omega$	1.5	9.0	1.5	6.0	ns	1, 7, 8
		$C_L=50\text{ pF}$ $R_L=500\Omega$	1.5	10.0	1.5	7.0		
$t_{SK(O)}$	Output Skew ^[14]		—	0.5	—	0.5	ns	—

Parameter	Description	Condition ^[12]	CY74FCT16827CT CY74FCT162827CT		CY74FCT16827ET CY74FCT162827ET		Unit	Fig. No. ^[13]
			Min.	Max.	Min.	Max.		
t_{PLH} t_{PHL}	Propagation Delay A to Y	$C_L=50\text{ pF}$ $R_L=500\Omega$	1.5	4.2	1.5	3.2	ns	1, 3
		$C_L=300\text{ pF}$ $R_L=500\Omega$	1.5	10.0	1.5	7.0		
t_{PZH} t_{PZL}	Output Enable Time \overline{OE} to Y	$C_L=50\text{ pF}$ $R_L=500\Omega$	1.5	5.6	1.5	4.8	ns	1, 7, 8
		$C_L=300\text{ pF}$ $R_L=500\Omega$	1.5	14.0	1.5	9.0		
t_{PHZ} t_{PLZ}	Output Disable Time OE to Y	$C_L=5\text{ pF}$ $R_L=500\Omega$	1.5	5.7	1.5	4.0	ns	1, 7, 8
		$C_L=50\text{ pF}$ $R_L=500\Omega$	1.5	6.0	1.5	4.0		
$t_{SK(O)}$	Output Skew ^[14]		—	0.5	—	0.5	ns	—

Notes:

12. Minimum limits are specified but not tested on Propagation Delays.

13. See "Parameter Measurement Information" in the General Information section.

14. Skew between any two outputs of the same package switching in the same direction. This parameter is ensured by design.





Ordering Information CY74FCT16827

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
3.2	CY74FCT16827ETPACT	Z56	56-Lead (240-Mil) TSSOP	Industrial
	CY74FCT16827ETPVC/PVCT	O56	56-Lead (300-Mil) SSOP	
4.2	CY74FCT16827CTPACT	Z56	56-Lead (240-Mil) TSSOP	Industrial
	CY74FCT16827CTPVC/PVCT	O56	56-Lead (300-Mil) SSOP	
8.0	CY74FCT16827ATPVC/PVCT	Z56	56-Lead (240-Mil) TSSOP	Industrial

Document #: 38-00393-C

Ordering Information CY74FCT162827

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
3.2	74FCT162827ETPACT	Z56	56-Lead (240-Mil) TSSOP	Industrial
	CY74FCT162827ETPVC	O56	56-Lead (300-Mil) SSOP	
	74FCT162827ETPVC	O56	56-Lead (300-Mil) SSOP	
4.2	74FCT162827CTPACT	Z56	56-Lead (240-Mil) TSSOP	Industrial
	CY74FCT162827CTPVC	Z56	56-Lead (240-Mil) TSSOP	
	74FCT162827CTPVC	Z56	56-Lead (240-Mil) TSSOP	
5.0	CY74FCT162827BTPVC	O56	56-Lead (300-Mil) SSOP	Industrial
	74FCT162827BTPVCT	O56	56-Lead (300-Mil) SSOP	
8.0	CY74FCT162827ATPVC	O56	56-Lead (300-Mil) SSOP	Industrial
	74FCT162827ATPVCT	O56	56-Lead (300-Mil) SSOP	

Package Diagrams
56-Lead Shrunk Small Outline Package O56

56-Lead Thin Shrunk Small Outline Package Z56


IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.